Abstract -The electrical behaviour of double lateral gate junctionless transistors, regarding to the variation of channel thickness is investigated, through 3-D numerical simulations. The simulation results explicitly show that how the device thickness affect the on and off current and threshold voltage behavior based on variation of the carriers density and recombination rates of the carriers. As the channel thickness is decreased, the amount of bulk neutral channel getting smaller which cause a decrease in the on state current. Meanwhile, the lateral gate influence on the channel is reinforced, which cause a decrease in leakage current in the off state. Threshold voltage is decreased as the channel thickness decreases. However, the recombination rate of carriers increases with decreasing the channel thickness, due to the accumulation of minority carries and shifted to the source side of the channel.
INTRODUCTION
Recently, in the field of nanoelectronics, devices without conventional junction are the center of attention, since for transistors with very short channel lengths, the formation of ultra-sharp junctions in source/drain, constitutes a high complexity, in such a manner that further shrinkage becomes quite challenging. In junctionless transistors (JLTs) due to the uniform and same doping concentration in source/drain and channel, the obstacles appeared in the conventional junction based transistors are suppressed [1] [2] [3] . Based on the concept of junctionless transistor different new architecture of devices such as bulk planar junctionless transistors (BPJLTs) [4] , twin gate vertical slit FET (VeSFET) [5] , junctionless nanowire transistor with a dual-material gate (DMG-JNT) [6] is introduced in the literature.
We have already reported fabrication of a new device structure based on an unconventional method of scanning probe lithography (SPL) on low doped silicon on insulator (SOI) wafer with single and double lateral gate [7] [8] . The numerical study and transport properties of single and double lateral gate junctionless transistors (S/DGJLTs) also reported in the literature [9] [10] .
In this work, we investigate the effect of thickness variation on electrical characterization of DGJLTs by using 3-D TCAD (Sentaurus) simulations. The on and off state current dependance of the device regarding to the channel thickness is obtained and the threshold voltage variation with changing the channel thickness is analyzed. We have also investigated the effect of thickness variation on the carriers behavior.
II.
DEVICE STRUCTURE AND SIMULATION Fig. 1 presents a 3-D view of DGJLT. The device consists of a nanowire which connects the source and drain contacts, two wires which work as lateral gates and four square pads for source, drain, and lateral gate contacts. The parameters of device used in the simulations are given in LG is the lateral gate; W and T are the width and thickness of the nanowire, respectively.
Three-dimensional simulations of devices with differrent thickness were carried out on the 3-D Sentaurus device simulator [11] . The simulations were carried out using a single carrier, hydrodynamic model without impact ionization in order to purely focus on the electrostatic behavior. The dopingdependent Masetti mobility model [12] , which incorporates the high field saturation Canali model [13] , in order to examine high electric field effect and Shockley-Read-Hall recombination with the doping-dependent model were also considered in the model [14] .
III.
RESULTS AND DISCUSSION The on and off current variation with respect to the thickness variation is presented in Fig. 2 . In the simulation steps, the DGJLT's parameters are set as L ch =200 nm, W=100 nm, N A =10 15 . Moreover, the gate gap which is defined as a distance between the lateral gates and channel is 100 nm, and source to drain seperation is 4.2 μm. The on and off current is calculated at V G =0 and V G =+2 V, respectively and V D = -1 V. The conversion from "amperes" to "amperes per micron" for the on state current is obtained by multiplying the current (A) by 1 μm divided by the pitch (a nanowire pitch is equal to 2 W Si ). According to the low and same doping concentration in the channel and lateral gates and lack of the gate oxide between the channel and lateral gates, DGJLTs are at the on state for all thickneses. Since the current in DGJLTs is proportional to channel dimension for a certain V D [7, 10] , the on current decreases by decraesing the channl thickness. The minimum leakage current and maximum I On /I Off ratio was observed in the device with the thinnest channel (20 nm).
It can be deduced that, as the thickness of nanowire decreases the gate voltage was able to more effectively deplete the channel from the carries. Fig . 3 presents the variation of the threshold voltage for three differrent channel thickness. Here, the threshold voltage is obtained using the constant current method at drain current of 1 nA. When the channel thickness is decreasing, the amount of majority carriers which were needed to be depleted by the lateral gates is also different. Under the same lateral gate's bias and drain voltage, the more majority carriers the devices have, it is more difficult for the lateral gates to deplete the channel region. Hence, the threshold voltage increases with increasing the channel thickness. It should be mention that, the threshold voltage variation with the thickness was not significant (dV Th /dT 5 mV/nm) due to the suppression of the random impurity fluctuation which is the result of low doped channel. The holes density distributions in pinch-off state for device with three different thickness, when the devices are biased by a V G =+2 V and V D =-1 V are presented in Fig. 4 . In the DGJLT, due to the specific structure of the device, the neutral area is located in the center of the channel [7, 9] .
The depletion mechanism due to the influence of lateral gates starts at the bottom corners of the channel face to the lateral gates from the Si/SiO 2 interface and expands toward the center and the top of the channel [10] . The full depletion of the channel occurs when the gate-induced depletion width, reaches the width of the Si layer. However, at the constant channel width, the condition for full depletion involves not onlywith the channel width but also with the channel thickness. This is because the channel can be fully depleted on the vertical direction when the depletion from bottom reaches to the top wall. As a consequence, the device with thinner channel (20 nm) shows better switching speed I On /I Off compared to the thicker device. At the same time that positive gate voltage repelled majority carriers (holes) and depleted the area under the gates, it attracted the electron in the area under the gates. The maximum electron concentration observed in the channel area of the device with 20 nm thickness (not shown). Since the device was uniformly doped by boron with concentration of 10 15 (cm -3 ) the holes concentration was much higher than that of the electrons. In order for a recombination event to take place, both a free electron and hole are needed. Free holes are plentiful, while electrons are rare. Therefore, recombination events will be limited by the number of available electrons, which are minority carriers in this case. Recombination rate of the carriers along a vertical cut at y=0 and as a function of position along a horizontal cut line for three different thickness is shown in Fig.  5 . It can be observed that the SRH recombination is increased by decreasing the channel thickness and it is shifted more to the source side of the channel. This is apparently due to the more attracted electrons for the devices with smaller thickness. IV.
CONCLUSIONS
We performed 3-D TCAD simulation of the double gate junctionless transistors (DGJLTs) to analyze the effect of device thickness on electrical performance of the device. The switching performance improved by decreasing the thickness of the device. A trivial threshold voltage decrement observed as a result of decreasing the device's thickness which is mainly due to the low doped structure of the channel. The most effective depletion of the channel is observed in the thinnest device, whereas the recombination of the carriers increased in this device compared to the thicker devices.
